, hysteresis~~~~~~~~~~~~~~~~Ilsteesi clock recovery techniques from the NRZ signal. However, the Gb/s speed of these circuits has been limited to 6 Gb/s.
CIRCUIT DESCRIPTION disturbances such as ground and power supply noise. A front
In this paper a novel front-end architecture is introduced that end based on sense amplifier was used in [4] to achieve a 1 can operate up to 14-Gb/s for a 80-fF capacitively-coupled Gb/s bit-rate while consuming 5.6 mW in a 0.10-um CMOS channel. The receiver employs a dual path architecture: the process. The receiver descried in [5] used a single ended prefirst path uses a non-linear hysteresis circuit to recover the amp and cross-coupled PMOS devices as latch to achieve NRZ signal from the low swing pulses. The second path uses 3 Gb/s in 0.18-um process and consumes 10mW power. In a linear broadband amplifier to amplify the data transitions. A [6] , cross coupled NMOS transistors replace PMOS devices weighted sum of the two paths is formed to mitigate the ISI to achieve 6-Gb/s speed. In the proposed architecture, we introduced by the speed limitations of the hysteresis block. An-introduce a new hysteresis circuit, shown in Fig. 3(a) . This other important consideration is the sensitivity of the receiver, hysteresis circuit uses an additional differential pair, 9im3, which is defined as the minimum input pulse signal swing for positive feedback that provides several advantages: (a) required to recover NRZ signal. A lower sensitivity receiver The critical node VLATCH has less capacitive loading since implies a large bandwidth is required on the transmitter side the following stage is isolated from this node by 9m29 (b) to generate very sharp transitions and hence, high amplitude RL2 and RL3 distribute the output capacitance to improve pulses at the receiver fronlt-enld. Thus, the receiver sensitivity speed. To investigate the speed imuprovement of this hysteresis has beenL lLimited to 1L20 mVp-p differential [5] , [6] . InL this topology, a prototype was implemented inL a 0.1L8-nm CMOS design a 4 stage pre-amp was used to improve the sensitivity process. [C]
[d] published AC coupled receiver (Fig. 6) . Measured results sbow a significant improvement in eye opening due to the additional linear path. compensated using the available input pulses which contain Acknowledgment: This work, has been supported by Intel only the high frequency content of the NRZ signal.
Corporation.CAD and fabrication facilities are provided by A broadband amplifier (Fig. 3(b) Fig. 3(c 
